A 400 MHz 4.5 nW −63.8 dBm Sensitivity Wake-up Receiver Employing an Active Pseudo-Balun Envelope Detector

Po-Han Peter Wang, Haowei Jiang, Li Gao, Pinar Sen, Young-Han Kim, Gabriel M. Rebeiz, Patrick P. Mercier, and Drew A. Hall
University of California, San Diego, La Jolla, CA 92093

Abstract—A 402-405 MHz MICS-band wake-up receiver is presented that achieves −63.8 dBm sensitivity at 4.5 nW. High sensitivity at 400 MHz is accomplished via an 18.5 dB passive voltage gain transformer filter loaded by a high input impedance ($R_{\text{in}} > 30 \text{k}\Omega$), high scaling factor ($k > 300$), 1.8 nW current re-use pseudo-balun envelope detector, while low power is achieved by operating all active circuits, including the regenerative comparator, baseband correlator, and temperature compensated relaxation oscillator in sub-threshold with a single 0.4 V supply. The chip is fabricated using 0.18 µm CMOS SOI process and achieves the highest figure of merit of all direct envelope detection-based wake-up receivers operating above 400 MHz.

I. INTRODUCTION
Wake-up receivers (WuRXs), used to continuously monitor the RF environment for infrequent event-driven wake-up signals, can replace the need for energy-expensive synchronization routines frequently required in conventional radio networks. WuRXs at nW power levels have been reported [1]–[3], however with moderate sensitivity. When used in low average-throughput applications (e.g., wearable temperature sensors or environmental monitors), wake-up latency, and therefore data rate, can be relaxed. Prior work has exploited such requirements to design low-bandwidth, and therefore low-noise, on-off keying (OOK) WuRXs that, along with a passive RF gain transformer filter, achieved excellent sensitivity at nW power levels [4]. However, this prior work was limited to 113.5 MHz, largely because of the low input impedance of the envelope detector (ED). While a low carrier frequency may be suitable for some applications, such as unattended ground sensor networks, it is not practical for many wearable and IoT applications. To enable operation at higher frequencies without significantly compromising sensitivity or power consumption, this paper presents the design of a WuRX featuring an active pseudo-balun ED. This new ED has higher input resistance, lower input capacitance, and higher conversion gain via a current re-use common gate (CG) architecture facilitating the design of a high passive gain RF transformer filter at 400 MHz.

II. SYSTEM & CIRCUITS IMPLEMENTATION
The WuRX system architecture is shown in Fig. 1. To eliminate the power hungry local oscillator (LO) in conventional radios, a direct envelope detection architecture was chosen where the RF signal is directly demodulated via the $2^{nd}$ order non-linearity of the ED. In this section, we present the working principle of each circuit block and techniques to achieve high sensitivity at 400 MHz without sacrificing the power consumption.

A. Transformer & Pseudo-Balun Envelope Detector
To improve the sensitivity and interferer rejection of the WuRX, a 400 MHz high-Q transformer was designed. Both the primary and secondary stages resonate at the same center frequency, providing filtering and performing the impedance transformation, which results in a passive voltage gain, $A_V = 18.5 \text{ dB}$. The passive voltage gain is limited by the effective parallel resistance of secondary coil $L_S$ ($R_{S,p}$) and the ED input resistance ($R_{\text{in}}$). Since $R_{S,p} \simeq \omega LQ$, larger inductors can achieve larger $R_S$; however, to maintain high gain via resonance at 400 MHz with a large inductor, a small ED input capacitance is required. For example, the transformer utilized $L_P = 6.5 \text{ nH}$ and $L_S = 50 \text{ nH}$, necessitating $C_{\text{in,ED}} < 3 \text{ pF}$. Unfortunately, this conflicts with the desire to size the ED...
transistors large enough to minimize the effect of $1/f$ noise at baseband given the low data rate of the WuRX (300 bps). Prior work, which utilized a dynamic threshold (DTMOS) common source (CS) ED [4], had significant $C_{gd}$ and $C_{bd}$ (Fig. 2a), precluding operation at 400 MHz. In this work, we propose an active pseudo-balun ED that reduces $C_{in}$, increases $R_{in}$, and improves the ED scaling factor, $k$, compared to prior work via a current re-use pseudo-differential CG DTMOS architecture. As illustrated in Fig. 2(a), compared to a CS ED, the CG ED only has the source connected to the RF input whereas both the gate and bulk nodes are connected to a DC bias voltage, which eliminates the effects of $C_{gd}$ and $C_{bd}$ on the input. This configuration reduces input capacitance by 47.5% in simulation while maintaining the 16% 2nd order transconductance improvement of a DTMOS CS design. At nA current levels, the input resistance of a CG design is comparable with its CS counterpart, and is larger than a CS amplifier with DTMOS configuration because of the elimination of the bulk connection to the input. The new nW ED achieves an $R_{in} > 30$ kΩ at 400 MHz in simulation. Moreover, the DC bias voltages for the gate and bulk nodes can be set at different potentials for threshold voltage adjustment and freedom of transistor sizing, whereas for a CS architecture an additional off-chip capacitor and bias resistors are required, leading to extra input capacitance and a noise penalty.

Conventional single-ended EDs need either a reference ladder [4] or replica ED [1] to serve as the comparator reference voltage, which require power overhead and/or PVT tuning. Using an RC low-pass filter at the ED output as a dynamic reference is another solution, but at the expense of degraded SNR due to the pulsed nature of the baseband signal. In the proposed ED, two n- and p-type CG amplifiers are stacked in a current re-use structure (Fig. 2b) to provide single-ended to pseudo-differential conversion, eliminating the need for an explicit reference. Interestingly, the proposed ED acts as a pseudo-balun only to 2nd order non-linearities: linear RF currents flow symmetrically through the n- and p- CG amplifiers to partially cancel at the outputs (and are then further filtered), yet the baseband 2nd order components flow pseudo-differentially with slightly different gains due to the asymmetric loading. Compared to a fully (pseudo)-differential CS design [5], the proposed ED’s input is inherently an AC ground because of the transformer and thus no bias circuits (with their additional parasitic capacitance) are required at the input. Furthermore, the current re-use pseudo-differential architecture improves the ED scaling factor, $k$, by 66.6% compared to [4], and the WuRX sensitivity by 1.5 dB without a power penalty. The full ED schematic, which is depicted in Fig. 3, uses an active-inductor bias technique with MOS-bipolar pseudo-resistor feedback in the load circuits to increase output impedance and therefore $k$. To overcome process variation, all transistors have 8b of tunability while the pseudo-resistor cells have 4b.

**B. Baseband Circuitry and Coding**

To overcome clock asynchronization, the ED output is bandpass filtered, 2× oversampled and digitized by a two-stage comparator, which includes a dynamic $g_{m}$-$C$ preamplifier and a regenerative latch for low input-referred noise (Fig. 1). The comparison threshold voltage is programmed via two 6b capacitor DACs that also tune out the preamplifier offset voltage. Due to the unbalanced output impedances from the pseudo-balun ED, a S/H circuit was added to store the dynamic comparator kickback charge and provide balanced impedances. The comparator output is then processed by a 32b digital correlator to compute correlation against a programmable codebook. Once the value exceeds a pre-defined threshold, a charge pump generates a 1.2 V signal to indicate wake-up. The
16b signature sequence was designed to achieve the optimal Hamming distance from all of its shifted versions and from the all-0 sequence.

C. Relaxation Oscillator

A stable clock is provided for the whole system by a 1.14 nW temperature-insensitive comparator-based relaxation oscillator (Fig. 1). A PTAT reference current is generated to charge an integration capacitor $C_{int}$ and generate a reference voltage $V_{ref}$. A two-stage continuous-time comparator resets the integration capacitor repeatedly after $V_{int}$ crosses $V_{ref}$. Compared to conventional comparator-based oscillators, where the RC is trimmed to have a low-temperature coefficient and the comparator is designed with high bandwidth and negligible delay, this work uses a PTAT current to bias the two-stage comparator with a well-controlled CTAT delay. This CTAT delay along with the intentional PTAT RC integration time cancel to realize a periodic pattern with a temperature coefficient less than 94 PPM/°C. Since the comparator bandwidth requirement is greatly relaxed, this technique results in high power efficiency (0.94 nW/kHz).

III. Measurement Results and Conclusion

As shown in Fig. 4(a), the measured $S_{11}$ is $<-10$ dB indicating good input matching across the 402-405 MHz MICS band. Transient waveforms from the 1.8 nW ED when the coded OOK signal is received are shown in Fig. 4(b), illustrating the pseudo-differential operation. The measured ED scaling factor $k$ is 301.2 (1/V). From the missed detection rate waterfall curve, the WuRX achieves a sensitivity of $-63.8$ dBm when the threshold is set to have a false alarm rate of $<1$/hr (Fig. 4c). The measured passive voltage gain of the 400 MHz transformer filter is 18.5 dB. Compared to the design of [4] with 25 dB passive voltage gain at 113.5 MHz and -69 dBm sensitivity, an additional ~1.5 dB improvement in sensitivity was achieved from the proposed pseudo-balun ED. The high-Q transformer filter also helps to block unwanted interferers, as the WuRX was measured to tolerate $>-50$ dBm 300 bps pseudo-random binary sequence (PRBS) modulated jammers, and $>-20$ dBm higher modulation frequency/continuous wave jammers at a 50 MHz offset without adversely affecting performance as shown in Fig. 4(d).

Table I summarizes the measurement results of the proposed WuRX and compares the results to the state-of-the-art sub-10 µW WuRXs. To compare prior ED designs with different power consumption, the ED efficiency $k/P_{ED}$ is computed and the proposed ED achieves the highest efficiency. This chip was fabricated in 0.18 µm CMOS SOI process and directly bonded to a PCB-mounted 400 MHz transformer filter, as shown in Fig. 5. To compare to prior work using
TABLE I

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Technology</strong></td>
<td>130 nm</td>
<td>180 nm</td>
<td>65 nm</td>
<td>180 nm</td>
<td>130 nm</td>
<td>180 nm</td>
</tr>
<tr>
<td><strong>Supply Voltage</strong></td>
<td>1.2 V</td>
<td>0.8 V</td>
<td>1 / 0.5 V</td>
<td>0.4 V</td>
<td>1.2 / 0.5 V</td>
<td>0.4 V</td>
</tr>
<tr>
<td><strong>Data Rate</strong></td>
<td>100 kbps</td>
<td>100 kbps</td>
<td>8.192 kbps</td>
<td>0.3 kbps</td>
<td>12.5 kbps</td>
<td>0.3 kbps</td>
</tr>
<tr>
<td><strong>Passive Gain</strong></td>
<td>12 dB</td>
<td>13 dB</td>
<td>N/A</td>
<td>25 dB</td>
<td>5 dB</td>
<td>18.5 dB</td>
</tr>
<tr>
<td><strong>ED Type</strong></td>
<td>Active CS</td>
<td>Active CS</td>
<td>Passive Dickson</td>
<td>Active CS</td>
<td>Passive Dickson</td>
<td>Active CG</td>
</tr>
<tr>
<td></td>
<td>fully-differential</td>
<td>single-ended</td>
<td></td>
<td>single-ended</td>
<td></td>
<td>pseudo-balun</td>
</tr>
<tr>
<td><strong>ED Power P_{ED}</strong></td>
<td>23 nW</td>
<td>2.4 µW</td>
<td>0</td>
<td>2.1 nW</td>
<td>0</td>
<td>1.8 µW</td>
</tr>
<tr>
<td><strong>ED R_{in} @RF</strong></td>
<td>505.6 kΩ</td>
<td>N/A</td>
<td>N/A</td>
<td>10 kΩ†</td>
<td>76.3 kΩ</td>
<td>30 kΩ†</td>
</tr>
<tr>
<td><strong>ED Scaling Factor</strong></td>
<td>112.2²</td>
<td>1.1 x 10^3²</td>
<td>N/A</td>
<td>180.8</td>
<td>N/A</td>
<td>301.2</td>
</tr>
<tr>
<td><strong>ED Efficiency k/P_{ED}</strong></td>
<td>4.9⁹</td>
<td>4.6⁹</td>
<td>N/A</td>
<td>86.1</td>
<td>N/A</td>
<td>167.3</td>
</tr>
<tr>
<td><strong>Comparator Reference</strong></td>
<td>ED replica</td>
<td>None</td>
<td>RC LPF</td>
<td>Reference ladder</td>
<td>N/A</td>
<td>None</td>
</tr>
<tr>
<td><strong>Carrier Frequency</strong></td>
<td>915 MHz</td>
<td>2.4 GHz</td>
<td>2.4 GHz</td>
<td>113.5 MHz</td>
<td>405 MHz</td>
<td>405 MHz</td>
</tr>
<tr>
<td><strong>Sensitivity</strong></td>
<td>–41 dBm</td>
<td>–50 dBm</td>
<td>–39 dBm</td>
<td>–56.5 dBm</td>
<td>–69 dBm</td>
<td>–63.8 dBm</td>
</tr>
<tr>
<td><strong>RX Power</strong></td>
<td>98 nW</td>
<td>4.5 µW</td>
<td>104 nW</td>
<td>238 nW</td>
<td>4.5 nW</td>
<td>118 nW</td>
</tr>
</tbody>
</table>

† Using zero V_{th} transistors. * Post-layout simulation results. * Calculated based on provided measurement or simulation results.

Fig. 5. Board and die photograph.

Fig. 6. Normalized sensitivity vs. power landscape with FoM contours for > 400 MHz WuRXs using direct envelope detection architecture

DIRECT ENVELOPE DETECTION ARCHITECTURE WITH DIFFERENT DATA RATE AND THEREFORE, BASEBAND BANDWIDTH, BW_{BB}, THE NORMALIZED SENSITIVITY CAN BE COMPUTED AS:

\[ P_{SEN,norm}(dB) = P_{SEN} - 5 \log BW_{BB}, \]

(1)

WHERE \( P_{SEN} \) IS SENSITIVITY IN DBM, AND \( 5 \log BW_{BB} \) IS USED TO ACCOUNT FOR THE NON-LINEAR SQUARE NATURE OF EDs [6]. MOREOVER, CONSIDERING POWER CONSUMPTION, WITH (1) THE FOLLOWING FIGURE OF MERIT (FoM) IS DERIVED:

\[ FoM(dB) = -P_{SEN,norm} - 10 \log \frac{P_{DC}}{1mW}. \]

(2)

A LANDSCAPE OF \( P_{SEN,norm} \) VS. POWER ALONG WITH FoM CONTOURS FOR PREVIOUSLY PUBLISHED > 400 MHz WuRXs USING DIRECT ENVELOPE DETECTION ARCHITECTURE IS SHOWN IN Fig. 6, ILLUSTRATING THAT THE PROPOSED DESIGN ACHIEVES THE HIGHEST FoM (129.7 dB) AMONGST PRIOR WORK THROUGH A COMBINATION OF EXCELLENT SENSITIVITY (–63.8 dBm) AND ULTRA-LOW POWER (4.5 nW), ALL AT A PRACTICAL FREQUENCY OF 400 MHz.

ACKNOWLEDGMENT

The authors acknowledge funding from DARPA under contract No. HR0011-15-C-0134 and thank Mentor Graphics for the use of their Analog FastSPICE tool.

REFERENCES